• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Analog IC Tips

Analog IC Design, Products, Tools Layout

  • Products
    • Amplifiers
    • Clocks & Timing
    • Data Converters
    • EMI/RFI
    • Interface & Isolation
    • MEMS & Sensors
  • Applications
    • Audio
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • FAQs
    • EE Learning Center
    • EE Training Days
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • White Papers
    • DesignFast
  • Video
    • EE Videos
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Compensating for DAC offset and gain error

July 13, 2017 By Janet Heath

Digital-to-analog converters (DACs) are subject to gain and offset error. Errors can be compensated for with hardware by using external components or by trimming the DACs after they have been manufactured. Trimming is necessary because the error is caused by mismatched resistors; trimming attempts to change resistor values in the DAC. However, some DACs can be prohibitively tedious due to the high number of resistors. Software methods can also be employed to compensate for DAC errors, but first let’s examine how to determine how much offset and gain error for your DAC.

 

Figure 1. The ideal transfer function for a DAC is a straight line that can be described by y = mx + b, and where step height and value correspond ideally to the conversion code. (Graphic Source: Texas Instruments, Understanding Data Converters, SLAA013.)

What is Offset Error?

The ideal transfer function of a DAC is like a slope-intercept equation that you may have first seen in 8th grade math: y = mx + b, where m is the slope of the function, and b is the point where the line intercepts the y-axis (called the y-intercept). The transfer function of an ideal DAC will have no offset and no gain. In reality, there will be some error in an actual DAC, and two that have a direct relationship with the slope-intercept equation are offset error and gain error.

Figure 2. A combination of both gain and offset error in the Actual vs. Ideal DAC transfer function. Offset error shifts the location of the y-intercept, and gain error changes the slop of the transfer function.

Offset error shifts all points on the output from what would be the ideal transfer function (see Fig. 2). Offset error is much like the b intercept in that transfer equation. Offset error is based on a measurement between two points (at around 90% and 10% of full-scale range) covering the linear operating region of the DAC. In effect, if you feed a DAC an input of digital zero, an offset error causes the DAC’s output voltage to be something other than zero. Since the offset error is consistent in the linear region, it can be compensated for (using software) by adding (or subtracting) the same value to the DAC’s input.  If you have a DAC with 2N possible codes and an output span of V volts, then: 1LSB = V/2N volts. How much total offset you have in volts, divided by 1 LSB (in volts) yields the total number of LSB to write to the DAC.

Example:

A 16-bit DAC has 216 = 65536 possible codes. If the DAC’s output span is 12.06V, then one LSB is: 12.06V/65536 = .184mV

If the offset voltage is measured at – 10mV, then the offset value is 10mV, and the offset voltage is equivalent to 54 LSB because 10mV/.184mV = 54 LSB.

Writing 54 LSB to the DAC yields an output of zero volts. To compensate, you will add 54 LSB to the input of the DAC.

Gain Error

If offset error is the y-intercept (b) in the transfer function equation (y = mx + b), then gain error is the m, for slope. Gain error shows up as a deviation from the slope of the ideal transfer function for the DAC. The amount of gain error is measured in Least Significant Bits (LSBs) or as “percent full-scale range” (%FSR) of the DAC. Gain error can be compensated for by calibrating with software or hardware. LSB for a DAC is not the same as the bit with the least weight in a string of bits; that’s a different LSB. For DACs, the LSB is defined as the full-scale voltage range of the DAC divided by 2N, where N is the resolution of the DAC. Therefore, for a 16-bit DAC with a full-scale voltage of 5v: 1 LSB = (5v/216)= 76µV. Gain error is also taken from the 10% — 90% linear operating range of the converter. Gain error exists in all precision DACs. One way to compensate for gain error is to multiply the DAC’s digital input by a value that is the reciprocal of the gain error.

Multiplying DACs (MDACs) do not have an offset error, at least they don’t until you add an operational amplifier at the MDAC’s output, since MDACs are effectively ladders of resistors.

Compensating for error by performing mathematical functions on the input of each DAC may be more calculation-intensive than you had bargained for. Some DACs may have integrated registers for compensation to offload a microcontroller or you can look for precision DACs that have been trimmed post-manufacture.

 

You may also like:


  • Designing a DAC-controlled, high-side constant current source

  • What is a multiplying DAC?

Filed Under: Analog ICs, Data Converters, FAQ, Featured, Products Tagged With: basics, FAQ

Primary Sidebar

Featured Contributions

Design a circuit for ultra-low power sensor applications

Active baluns bridge the microwave and digital worlds

Managing design complexity and global collaboration with IP-centric design

PCB design best practices for ECAD/MCAD collaboration

Open RAN networks pass the time

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Internet of Things
Explore practical strategies for minimizing attack surfaces, managing memory efficiently, and securing firmware. Download now to ensure your IoT implementations remain secure, efficient, and future-ready.

EE LEARNING CENTER

EE Learning Center
“analog
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

EE ENGINEERING TRAINING DAYS

engineering

RSS Current EDABoard.com discussions

  • Elektronik devre
  • 12VAC to 12VDC 5A on 250ft 12AWG
  • SPI speed pic18f66j15
  • Antiparallel Schottky Diodes VDI-Load Pull
  • Power handling in RF waveguide components

RSS Current Electro-Tech-Online.com Discussions

  • How to repair this plug in connector where wires came loose
  • how to work on pcbs that are thick
  • compatible eth ports for laptop
  • Actin group needed for effective PCB software tutorials
  • Kawai KDP 80 Electronic Piano Dead
“bills

Design Fast

Component Selection Made Simple.

Try it Today
design fast globle

Footer

Analog IC Tips

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

ANALOG IC TIPS

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy