• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Analog IC Tips

Analog IC Design, Products, Tools Layout

  • Products
    • Amplifiers
    • Clocks & Timing
    • Data Converters
    • EMI/RFI
    • Interface & Isolation
    • MEMS & Sensors
  • Applications
    • Audio
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • FAQs
    • EE Learning Center
    • EE Training Days
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • White Papers
  • Video
    • EE Videos
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Understanding ADC specs and architectures: part 5

July 30, 2025 By Rick Nelson Leave a Comment

ENOB describes an analog-to-digital converter’s performance with respect to total noise and distortion.

In the earlier parts of this series on analog-to-digital converters (ADCs), we looked at the basics (part 1); gain error, offset error, and differential nonlinearity (part 2); integral nonlinearity (part 3); and then we looked at some ADC topologies and introduced AC errors (part 4).

3-but ADC codes
Figure 1. The blue trace (top) plots an ADC’s output code vs. input voltage, while the red trace (bottom) shows quantization error as a function of input voltage.

Q: We concluded with a mention of the effective number of bits (ENOB). What is that?
A: To understand an ADC’s effective number of bits (ENOB), we first need to consider how quantization error contributes to an ADC’s signal-to-noise ratio (SNR). Figure 1 repeats plots from earlier parts of this series showing the expected output code on the y axis vs analog input voltage on the x-axis for an N-bit ADC, where N=3. To find SNR, we need a plot of quantization error vs. analog input voltage. Suppose we define quantization error Q as the input analog voltage minus the voltage associated with the corresponding output code. In that case, we get the plot in red at the bottom of Figure 1, a sawtooth wave with a peak-to-peak value of Q and with peaks of -Q/2 and Q/2.

To calculate SNR, we will need the root-mean-square (RMS) value of the sawtooth wave, which we can calculate using any one complete segment of the sawtooth wave. We’ll choose the one highlighted in blue in the figure, which extends from x equals one-sixteenth of the full-scale (FS) analog input voltage (VFS), where the quantization error is -Q/2, to x equals three-sixteenths of VFS, where the quantization error is Q/2. We can calculate the mean-square value as follows:

Keeping in mind that the definite integral of x2 dx is x3/3 evaluated over the area of interest, we can derive the mean square:

To find the RMS value, we take the square root of the mean square:

From Figure 1, we can see that Q relates to VFS as follows:

Substituting Equation 2 into Equation 1 gives us QRMS as a function of VFS:

The largest sinusoidal signal we can apply to our ADC’s input is one whose peak-to-peak value equals VFS, equivalent to one whose peak value is VFS/2. To get the RMS value, we then need to divide the peak value by the square root of 2. So we can express our maximum input signal in RMS as follows:

We can now calculate the SNR by dividing Equation 4 by Equation 5:

SNR is typically expressed in decibels, so we can rewrite Equation 6 as follows:

Keeping in mind that with logarithms, powers become multiplications and multiplications become divisions, we can rewrite Equation 7 as follows:

Equation 8 is described as “infamous” by one reference[1] because it’s often presented without explanation.

We still haven’t calculated ENOB, but we can solve Equation 7 for N:

Q: Wait, so what’s the point of that? We just used N to calculate SNRdB.
A: Keep in mind that SNR only accounts for quantization error. A real-world ADC will also gain, offset, and nonlinearity errors, as discussed in the earlier parts of this series. These errors will combine with quantization error to form a total signal-to-noise plus distortion (SINAD) ratio that will always be lower than the SNR for real-world devices. If we substitute SINAD in dB for SNRdB in Equation 8, we get ENOB:

ENOB equation

ENOB will always be less than N for a real device, and it can take on fractional values.

Q: What else should I know about ENOB?
A: In addition to an ADC, ENOB can apply to an entire signal chain, and even a complete digital oscilloscope. You can review an application note to see details on measuring an oscilloscope’s ENOB[2].

References

[1] Taking the Mystery out of the Infamous Formula, “SNR=6.02N + 1.76dB,” and Why You Should Care, Delft University of Technology
[2] Understanding Oscilloscope ENOB Values, Rohde & Schwarz

Related EE World content

One hidden oscilloscope spec that really matters
How can I quantify a device’s nonlinearity? part 1
Precision and accuracy in oscilloscopes
Understanding ADC specs and architectures: part 1
How op amps work and why you should use them: part 1
Power optimization techniques for low-power signal chain applications

You may also like:


  • Understanding ADC specs and architectures: part 4

  • Understanding ADC specs and architectures: part 3

  • Understanding ADC specs and architectures: part 2

  • How op amps work and why you should use them:…

  • Understanding ADC specs and architectures: part 1

Filed Under: Converters, FAQ, Featured Tagged With: FAQ

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

Primary Sidebar

Featured Contributions

Design a circuit for ultra-low power sensor applications

Active baluns bridge the microwave and digital worlds

Managing design complexity and global collaboration with IP-centric design

PCB design best practices for ECAD/MCAD collaboration

Open RAN networks pass the time

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Connectivity
AI and high-performance computing demand interconnects that can handle massive data throughput without bottlenecks. This Tech Toolbox explores the connector technologies enabling ML systems, from high-speed board-to-board and PCIe interfaces to in-package optical interconnects and twin-axial assemblies.

EE LEARNING CENTER

EE Learning Center
“analog
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

EE ENGINEERING TRAINING DAYS

engineering

RSS Current EDABoard.com discussions

  • Rolling Code Tx-Rx nano module
  • Spot welder - parallel connection of MOFTET
  • Bandgap reference low power design doubts
  • Need clarification on SWDIO/SWCLK length‑matching and “shielding” for STM32WBA5MMG debug connector
  • Question recap electronics

RSS Current Electro-Tech-Online.com Discussions

  • analog logic of shmidt trigger bjt circuit
  • Unable To Get Advertised Op-Amp Slew Rate
  • Micro mouse
  • Best practices for accurate LiPo battery monitoring on ESP32?
  • Flip Flop for My Mirrors
“bills

Footer

Analog IC Tips

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

ANALOG IC TIPS

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy