• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Analog IC Tips

Analog IC Design, Products, Tools Layout

  • Products
    • Amplifiers
    • Clocks & Timing
    • Data Converters
    • EMI/RFI
    • Interface & Isolation
    • MEMS & Sensors
  • Applications
    • Audio
    • Automotive/Transportation
    • Industrial
    • IoT
    • Medical
    • Telecommunications
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • FAQs
    • EE Learning Center
    • EE Training Days
    • Tech Toolboxes
    • Webinars & Digital Events
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • LEAP Awards
    • Podcasts
    • White Papers
  • Video
    • EE Videos
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Via-in-pad guidelines for PCBs

December 3, 2018 By Lee Teschler Leave a Comment

Duane Benson, Chief Technology Champion at Screaming Circuits

Via in pad seems to be one of the hot topics these days. It’s a bit of a tough one too. The SMT guys pretty much always say, “don’t ever do it.” However, with certain parts, the via in padcomponent manufacturer strongly recommends it. You gotta love those mutually exclusive requirements. Rather than just telling you “no, never” here are a few guidelines on how to do it properly.

PCB assemblers don’t like it, but with some designs, if done properly, there can be a number of compelling reasons for putting vias directly in the SMT pads for BGA and QFN packaged components.

  • It can make routing easier with big or fine pitch BGAs
  • It can allow really close placement of bypass capacitors
  • It can help with thermal management
  • It can help with grounding on high-frequency parts

The primary reason we don’t want to see vias in pads is that when left open, those via holes act like little capillary straws and suck solder off of the pad. A couple of undesirable events can happen depending on the method used during board fab.

  •  If your vias are left open, solder will tend to wick down into the via hole. The larger the diameter, the worse the wicking problem can be. You might end up without enough solder left to secure the component, or even a solder bump on the bottom side of the board which could interfere with other components or lead to shorts.
  • If your vias are capped or partially filled, the caps might pop off due to thermal expansion or out-gassing. Internal air bubbles can migrate up, leading to voids in your solder joint.

Open vias in pads are not an industry-accepted practice. In a perfect world, we’d like to never see one. However, the real-world is saying otherwise. Manufacturers of QFN parts are starting to recommend vias in the heat-slug pad for improved thermal conductivity. High-frequency designs benefit from the shortest possible routing, which may indicate via in pad. Superfine pitch BGAs may not leave any other options.

My first recommendation would be to re-design the boards so the vias are in between the pads, plug or cap the vias at the board house or to use microvias that don’t go all the way through the board. If you can’t do any of that, use as small a diameter as the design will allow and follow the component manufacturer’s guidelines for placement and via capping or filling.

You may also like:

  • analog
    Analog Top Talks in November on EDABoard.com forums
  • beta layout
    Drag & drop facility speeds ordering process for PCBs

  • LED & diode markation guidelines for PCBs
  • design resources
    Free PCB footprints, schematic symbols and 3D models now available…

  • Free lit: The Hitchhiker’s Guide to PCB Design

Filed Under: FAQ, Featured, PCB design Tagged With: screamingcircuits

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

Primary Sidebar

Featured Contributions

High-Performance GPUs Are Located in a Variety of Environments, including Data Center Racks.

AI’s demand for faster, more reliable IC testing

Design a circuit for ultra-low power sensor applications

Active baluns bridge the microwave and digital worlds

Managing design complexity and global collaboration with IP-centric design

PCB design best practices for ECAD/MCAD collaboration

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Connectivity
AI and high-performance computing demand interconnects that can handle massive data throughput without bottlenecks. This Tech Toolbox explores the connector technologies enabling ML systems, from high-speed board-to-board and PCIe interfaces to in-package optical interconnects and twin-axial assemblies.

EE LEARNING CENTER

EE Learning Center
“analog
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

EE ENGINEERING TRAINING DAYS

engineering

RSS Current EDABoard.com discussions

  • CST different result
  • question regarding specs for two types of components
  • Help with reading footprint
  • analyzing current limiting switch circuit
  • LLC controller has very poor current sense facility?

RSS Current Electro-Tech-Online.com Discussions

  • RC Electronic Speed Control Capacitors
  • Annex32 / Annex RDS For ESP Micros - A Quick and Dirty Example
  • Convenient audio FFT module?
  • CR2/CR123A Batteries In Projects
  • Harman Kardon radio module BMW noise
“bills

Footer

Analog IC Tips

EE WORLD ONLINE NETWORK

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

ANALOG IC TIPS

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy