• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Analog IC Tips

Analog IC Design, Products, Tools Layout

  • Products
    • Amplifiers
    • Clocks & Timing
    • Data Converters
    • Interface & Isolation
    • MEMS & Sensors
  • Applications
  • Video
    • TI Video Channel
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • EE Resources
    • DesignFast
    • eBooks / Tech Tips
    • FAQs
    • LEAP Awards
    • Podcasts
    • Webinars
    • White Papers
  • EE Learning Center

AgileIC: Time for a new hardware design process?

October 16, 2014 By Aimee Kalnoskas

How do I reduce time-to-market? Let me count the ways…

If you read enough advertising, white papers, application notes, or product descriptions you will quickly lose count of the various components, tools, and services that promise reduced time-to-market. It seems that everyone has a solution to the problem of shrinking design cycles and just when you’ve implemented one of them, your design cycle seems to shrink even further. So what would happen if you changed the development process itself within those design cycles?

Agile software development — methods in which requirements and solutions evolve through collaboration between self-organizing, cross-functional teams as opposed to a sequential design process — is not new. What is new is Agile IC methodology: applying agile software development methods to hardware development which historically follows the “waterfall” method of sequential design between isolated teams.

Proponents of Agile IC say the waterfall method is breaking in today’s engineering environment where IC designers face an exponential rise in new challenges while simultaneously trying to reduce time-to-market. ICs are increasingly more complex while software content has swelled. The Internet of Things (IoT)is driving device connectivity, a skillset not inherent in the typical IC designer. The demand for hardware and software co-design and verification appears greater than ever.

“Chip design can take up to 15 months but the market is demanding it be done in six,” says Randy Smith, VP of Marketing at Sonics Inc., a system IP supplier of on-chip networks, security, power, and memory subsystems. “With up to 120 Intellectual Property blocks on a chip and the inevitable late design changes, the waterfall method breaks. We need an IC design for the 21st century that allows us to get more things done in parallel and get to market faster.”

Sonics is taking an aggressive stance on getting support for the Agile IC methodology movement with Smith as a key evangelist kickstarting the conversation and encouraging debate. Recognizing that online conversation and education can lead to offline collaboration, Sonics recently launched the LinkedIn AgileIC Methodology Group. Interestingly, the group has already grown to 182 members in just 14 days.

Sonics also produced an interesting video, “Breaking point: A fundamental shift in IC design methodology” featuring Smith and other executives from chip design companies speaking to the merits of Agile IC and why “…this is bigger than Sonics, bigger than IP — it encompasses everything semiconductor.”

Hardware and software developers working together. Now that’s a concept for the 21st century.


Below are some additional resources you might want to add to your AgileIC methodology reading list:

Is IC Design Methodology at the Breaking Point?
PowerPoint
Blog post

Articles on AgileSOC.com: Agile Transformation in Functional Verification – Part 1, Growing Hardware with Agile Approach, and more.

SemiWiki.com “the semiconductor wiki project”  Agile IC Development by Paul McLellan

Agile Manifesto

Filed Under: Featured, Tools Tagged With: agile IC, hardware design, Sonics

Primary Sidebar

Subscribe to Our Newsletter

Subscribe to weekly industry news, new product innovations and more.

Subscribe today

EE Training Center Classrooms

“ee

“ee

“ee

“ee

“ee

“ee

RSS Current EDABoard.com discussions

  • Great Opportunity for VLSI engineers all over the world From NarendraJobs.com
  • Limiting variable DC power source
  • Space Vector PWM Help Needed
  • RFIC LNA cascode base and ground layout problem
  • Unable to launch virtuoso: libvisadev.so error

RSS Current Electro-Tech-Online.com Discussions

  • How do I test amplifier speaker output polarity?
  • How to get lots of PCBs made cheap?
  • Voltage Regulator 12 - 5volt
  • Adding Current Limit Feature to a Buck Converter
  • 24v dc relays not de-energising

Follow us on Twitter

Tweets by AnalogICTips

Design Fast

Component Selection Made Simple.

Try it Today
design fast globle

Footer

Analog IC Tips

EE WORLD ONLINE NETWORK

  • EE World Online
  • EDA Board Forums
  • Electro Tech Online Forums
  • DesignFast
  • Connector Tips
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire and Cable Tips
  • 5G Technology World

ANALOG IC TIPS

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us
Follow us on Twitter Add us on Facebook Follow us on YouTube Follow us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy