By Ping Yeung Ph.D., Principal Engineer, Siemens EDA Many companies have used formal verification to verify complex SoCs [1][2] and safety-critical designs. Using formal verification to confirm design functionalities and uncover functional bugs is emerging as an efficient verification approach. Although formal verification will not handle the complexity of a design at the SoC level, […]
